Abstract -In this paper, we characterize the Energy-Delay performance of logic circuits realized using Single Electron Transistor (SET) devices. As technology scaling progresses, it is getting increasingly challenging to continue reducing energy, especially at low activity factors and low V CC , due to increasing leakage energy dominance. A SET can be viewed as the ultimate transistor operating in the limit of scaling; hence, we use this device as an example to understand the challenges of energy-reduction in the nanoscale. We explore the design space for SET-devices based on physical dimensions and electrostatic properties. Based on this design space, we characterize SETs into categories of applications: complementary-logic design, and BDD design with sense amplification. Based on these two circuit design styles, we compare the Energy-Delay products of benchmark logic circuits, implemented using nanometer CMOS and SETs.
INTRODUCTION
Attaining low energy operation with low-to-moderate performance (10 KHz-100 MHz) is a desirable goal for a number of applications such as environmental monitoring sensors and biological implants. Such systems are typically characterized by infrequent activity cycles with energy drawn from a built-in battery. Thus, it is necessary to study how to minimize the energy consumption of switching circuits. The energy consumption of a logic module can be expressed as:
As expression (1) shows, for a given technology node, the easiest way to minimize the total energy consumption is to scale the supply voltage, V cc . However, in the case of CMOS, scaling V cc can cause the logic circuit to operate below the threshold (V T ) causing an exponential increase in switching delay (τ switching ). This can cause the leakage energy component to become the dominant contributor to E total , especially for low activity (α) factors. Thus, the problem of minimizing E total for a circuit topology turns into an optimization problem for which a number of approaches have been suggested [1] [2] [3] .
While the optimizations mentioned above are good for optimizing E total for a given technology node or a circuit topology, it is important to realize that the key contributor that actually drives the switching energy towards the theoretical minimum switching energy at room temperature, kT.ln2 [4] , is technology scaling. The load capacitances of the logic circuit due to gate and junction capacitances are cut in half with each technology generating, making each generation, switching energy wise, more energy efficient compared to the previous one.
As equation (2) shows, I Leak has an exponential dependence on V T . Given that V T has to decrease at-least nominally with every technology generation in order to accommodate V cc scaling [5] , as equation (2) shows, the leakage current for a given V ds increases with each technology generation. It is important to notice that even if V T is kept constant, I Leak still increases as technology is scaled because of C ox scaling (C ox = ε/t ox ,and t ox is scaled with technology [5] ). Thus, the total energy consumption will be dominated by leakage current as technology scaling progresses.
A Single Electron transistor (SET) is a transistor in the limit of scaling with a very small feature size, and hence very small self capacitance. Thus, it can be turned on and off using very few electrons, i.e. intrinsically very little charge is necessary to operate the device. Given, the trend that leakage energy dominates the energy consumption of scaled transistors; it is useful to look at the energy-delay tradeoff of an SET device in order to understand what kind of challenges face us in order to reach closer to the theoretical minimum energy limit for switching logic circuits.
The background information and preliminaries pertaining to SETs are presented in Section 2.1. In order to design circuits using SETs, it is necessary to understand the electrostatics and derive analytical expressions for the On/Off currents of the SET, which is done in Sections 2.2 and 2.3. In order to operate SETs at Room Temperature, a SET nanodot has to be dimensionally scaled down; thus, making quantization effects more significant. In Section 2.4, an approximation for including energy quantization into the analytical derivations from Section 2.3 is introduced.
By using the analytical derivations from Section 2, Section 3.1 explores the design space that is available for SET based circuits. Section 3.2 presents a case study of a programmable SET device in order to understand the feasibility of the design space of Section 3.1. Based on the design space described in Section 3.1, circuit design case studies are considered in Section 4, and their EnergyDelay performance characteristics are simulated. Section 5 summarizes the paper and draws conclusions based on the Energy-Delay performance characteristics obtained in Section 4.
ANALYTICAL MODELING

Background
Classically, a Single Electron Transistor (SET) (Fig 1A) is a Coulomb Blockade device which exhibits current peaks (I Peak ) and valleys (I Valley ) in the I D -V G (Fig 1B) , due to the influence of the selfcharging Energy E 0 of the device (Given by E 0 = q 2 /C Σ , where C Σ is the self-capacitance). In order to realize these Coulomb oscillations, it is necessary for the self charging energy E 0 to be dominant over thermal fluctuations (E 0 >> k.T), and it is also required that the tunneling resistance be significantly larger than the quantum of resistance (R T >> h/q 2 ), in order for quantum fluctuations to be minimal [6] . These two conditions are necessary for charge to be localized on the nanodot when it is in Coulomb blockade mode (i.e. the Off state).
In order to build switching logic circuits using SETs, it is necessary to operate the device within the region of transconductance occurring from I Valley to I Peak (Fig 1B) . Thus, it is important to derive analytical expressions for I Peak /I Valley ratio and also for the V Gate swing required to start from I Valley and reach I Peak . Closed form expressions for these quantities help us to understand how these quantities depend on the dimensions and the electrostatics of the device.
Device Electrostatics
In order to derive the electrostatics, a simple symmetric three terminal SET device shown in Fig 1A is assumed. The coupling capacitance between the gate and the nanodot is C G , and the coupling capacitances between the source/drain and the nanodot are, C S and C D (C S = C D due to symmetry assumption). The self capacitance C Σ of the nanodot is equal to the sum of the various coupling As shown in Fig 3 , the dot potential changes by q/C Σ between two consecutive current peaks. Due to the symmetry of the device, the valley occurs between the two peaks. Thus, the nanodot potential at the valley must be q/(2.C Σ ) less than the nanodot potential at the first Coulomb peak as shown in Fig   3 . In order to reach the first valley (starting from V Gate = 0), the gate voltage that needs to be applied can be derived as shown in Eqs. (6)- (9) .
According to Eq. (5) and Eq. (9), for any V Drain , the amount of gate swing required to start from I Valley , and reach I Peak is given by q/(2.C G ).
Analytical Expressions for Peak and Valley Currents
The description of electron currents resulting from single electron tunneling is well understood [6] [7] and is best described as a Stochastic Markov chain process (Fig 4A) , where each state indicates the charge state of the device. The master equation (Eq. 10) is used to solve for the occupation probabilities of each state (P i (t) is the time-dependent probability that the device has charge i).
This is the most general description of single electron tunneling and is the model used in SIMON At the valley point (V Gate = V Drain /2), the Free Energy changes (∆F) corresponding to the various barrier-tunneling events across the source/nanodot and drain/nanodot tunnel barriers are shown in Eqs. (11)- (14).
For reasonably small drain voltages, ∆F Source→Dot >> kT holds true i.e. E 0 -q.V Drain >> 2.k.T holds.
Under this assumption, the tunneling rates (Γ) for the barrier tunneling events can be approximated as shown in Eqs. (15)- (18). The tunneling rates (Γ) are computed assuming a constant density of energy states in the contact and the nanodot as described in [6] .
By this approximation, the occupation probabilities of the nanodot for the charge states N=0 and N=1 can be approximated as shown in Eqs. (19)- (22).
Using the approximations for the occupation probabilities Eqs (21)- (22) 
Modeling Quantization
In order to operate SETs at room temperature, the nanodot's dimension needs to be scaled down so that E nanodot >> k.T 300 . However, as the device is scaled down, there is an increase not only in the selfcharging energy (E 0 ) but also in the quantization energy (E Q ). In order to compare E 0 and E Q as the device dimension is scaled, the nanodot is approximated as a sphere, and as an infinite potential well, as suggested in [10] . Under these assumptions, the self charging energy (E 0 ) and the quantization energy (E Q ) are modeled by Eqs. (25) and (26).
By plotting E 0 and E Q as functions of the nanodot dimension (Fig 7) , the nanodot diameter (d) such that the self-energy of the nanodot (E Self = E 0 + E Q ) is large enough for room temperature operation (E Self >> 8.kT 300 ), is found to be 3nm and below. At this dimension, the main contributor to E Self is the quantization energy E Q . Thus, there is a need to take quantization energy (E Q ) into consideration when modeling room temperature SETs.
There have been numerous demonstrations of room temperature operation of SETs, a summary of which is given in [11] . In order to include quantization into the tunneling rate equations, many models have been proposed and validated against experimental data [12] [13] . However, our aim in this paper is to model the dependence of I Peak /I Valley ratio and the peak-to-valley V Gate swing, on the physical dimensions, and the electrostatics of an SET device. By recognizing that the self-charging energy (E 0 ) opens up a gap in the energy state distribution of the SET nanodot, and the quantization energy (E Q ) adds to this energy gap, Eq. (27) can be used to model I Valley in the quantized case, and Eq.
(28) to obtain the V Gate (I Peak ) in the quantized case.
The approximation that is used here, is to model an SET with quantized energy levels as a classical SET with an increased energy gap (i.e. effective Coulomb gap = E 0 + E Q ). We clarify that our approach is only an approximation, because the rate equations used in Eqs. (15)- (18) are meant for an SET with a continuous distribution of energy levels in the nanodot, and are not directly applicable for an SET with quantized energy levels (precise tunneling rate equations for discrete energy levels are shown in [12] [13]). In order to check the validity of the approximations, the discrete energy-level simulation model in SIMON is used. Discrete energy levels are specified in SIMON at +E Q /2 eV and -E Q /2 eV, where E Q is the quantization energy for a given dot dimension. SIMON models energy level broadening as a Gaussian function, and hence provides the height (H) and width (W) of broadened energy levels as tunable parameters. For validation of Eq. 27, the energy level broadening is considered to be minimal, and hence set the Width (W) parameter to 1meV. Since the broadening is assumed to be minimal, the peak current is limited mainly by the tunnel barrier resistance, and hence can be considered to be the same as in Eq. 24. The height (H) is set such that the current peak for discrete energy level simulation equals that in Eq. 24. This is reflected in Fig 8A, in which I Peak is the same for the analytical approximation as well as the Monte Carlo simulation. can state that this approximation for including quantization energy (E Q ) is reasonable.
SET DESIGN SPACE EXPLORATION
Description of SET Design Space
Eq. 27 (I Valley of an SET) and Eq. 28 (V Gate (I Peak ) of an SET) enable us to describe a design space for SET devices, with the device physical dimensions and electrostatic properties as the parameters.
This sub-section provides a description of this design space. Based on Eqs. (25)- (26) and Fig. 7 , the nanodot diameter should be 3nm or below for room temperature operation. Since Eq. 27 for I Valley is valid only when E 0 + E Q -q.V Drain >> k.T, the nanodot diameter is chosen to be in the range of 1.5nm to 2.5nm for our design space (so that E 0 +E Q is sufficiently large for Eq 27 to hold). Since we are shows that this gate voltage swing increases as the nanodot diameter scales down, and worsens when the gate-control ratio is lower.
It is useful from a circuit-design standpoint to combine the plots in Fig. 9A and Fig. 9B to plot the switching slope (SS) characteristic of an SET, as a function of the nanodot diameter and applied drain bias, for different gate-control ratios. Fig 10A shows the SS contours (mV/Dec) for an SET with a high gate-control ratio (C G /C Σ ) of 7/10, as a function of the nanodot diameter (1.5nm to 2.5nm) and with such a device, and an SET with these characteristics is used as a reference device for illustrating SET logic gate operation in Section 4.1.
From Fig 10B, it can be observed that when the gate-control ratio is low, the SS swings for all nanodot diameters at a drain bias of 200 mV are degraded and are in excess of 250 mV, mainly due to the poor control of the gate over the nanodot potential. The consequence of this is that, it is not possible to build logic gates using using SET devices with poor gate-control, because the V Gate swing necessary to turn the devices On and Off is greatly in excess of the applied drain bias (200 mV). Thus, in the case of SETs with poor gate-control, some form of external amplification is necessary to increase the gate swing, in order to drive the next logic stage. Thus, a sense amplifier based circuit design style is necessary which is discussed in Section 4.2.
SET-Device Design Case Study
The architecture of a programmable SET device with wrap-gate-tunable tunnel barriers was proposed in [14] . Such a device structure has been implemented in TCAD Sentaurus [15] using a modulation-doped SiGe/Strained-Silicon heterostructure as shown in Fig. 11 . Device simulation performed at 4K shows a 2D electron-gas (2DEG) forming in the strained-silicon layer at the bottom as shown in Fig 11. When -230 mV bias is applied on the wrap gate, a depletion layer is formed in the strained-silicon layer as shown in Fig. 12A , which acts as a tunnel barrier. Fig. 12B shows electron tunneling across the depletion tunnel-barrier width when the wrap-gate bias is -230 mV; a current of 0.4 nA flows for the applied drain bias of 1mV at 4K, thus giving the depletion tunnel-barrier resistance to be 1.25 MΩ. As shown in Fig 12A, a nanodot is formed in the 2DEG in the strainedsilicon layer, which is isolated from the source/drain contacts by the depletion barriers formed under the wrap-gates. Using AC analysis in Sentaurus, the control-gate/nanodot (C CG ) coupling capacitance was found to be 17.3 aF, the wrap-gate/nanodot (C WG ) coupling capacitance was found to be 20.7 aF and the drain(source)/nanodot coupling capacitance (C D /C S ) was found to be 3.7 aF. Based on these parameter estimates, the device is modeled in SIMON and the Coulomb oscillations are obtained as shown in Fig 13 ( TCAD Sentaurus has been used to study the electrostatics of the device, but it does not have the appropriate device model to simulate Coulomb oscillations). Fig. 12C shows that when the wrap-gate bias is -220 mV, a depletion region is not formed under the wrap-gates causing the structure to behave like a conducting wire (i.e. a short). Fig 12D shows that the when the wrap-gate bias is -240 mV, a very large depletion region is formed under the wrapgates causing the structure to behave like a non-conducting wire (i.e. an open). Thus, using rigorous TCAD simulations, the functionality of a programmable SET device which can behave like an open, a short, or as a Coulomb Blockade device, is illustrated. Furthermore, the C G /C Σ (gate-control ratio)
for this device structure is 0.4, making it a weak gate-control device. Thus, this design case-study helps us observe that practically realizable SET devices have weak-gate control.
Logic Gate Operation using SETs
In this sub-section, sub-200 mV digital logic operation at room temperature is illustrated and characterized, using 2nm SETs with different gate-control ratios (as described in Section 3.1). For complementary logic circuit operation, pull-down as well as pull-up devices are required. Because the Fermi level E F (0 eV) lies in the middle of the energy gap (E 0 +E Q ), by symmetry, the SET device ( Fig   1A) behaves as a pull-up SET when negative drain and gate biases are applied, such that, its currents are identical to those of a pull-down SET with equal but positive drain and gate biases. It is assumed Assuming that the pull-up and pull-down SET devices operate as described above, the voltagetransfer characteristics (VTC) of an SET inverter with good gate-control (C G /C Σ = 0.7) devices can be plotted for different V CC as shown in Fig 15A. Fig 15B shows the VTC of an SET inverter with poor gate control (C G /C Σ = 0.4) devices. As described in Section 3.1, SET devices with poor gate-control (C G /C Σ = 0.4) have degraded SS, and cannot turn On properly when equal gate and drain voltages are applied. The consequence of this is clearly visible in Fig. 15B where the inverters have VTC curves with slope < −1 and hence cannot function as logic gates.
A 2-input nand ring oscillator circuit described in [1] is used to compare the ED performance of SET based digital logic with that of 16nm and 22nm (Low V T ) CMOS digital logic at different Activity Factors. The 16nm and 22nm CMOS digital circuits are simulated using predictive BSIM models [16] . For CMOS, the dimensions of the source/drain junction are assumed to be 2.5Lg x W, in order to compute the junction plate and sidewall capacitances for the CMOS transistors. Since the feature size of the SET being considered is 2nm, and since the junctions do not scale accordingly, we nominally use a 10nm x 10nm junction for SETs. Based on the values for junction plate capacitance (CJ = 0.5 milliF/m 2 ), and the junction sidewall capacitance (CJSW = 0.5 nanoF/m) used in the predictive BSIM models, a junction capacitance of 20aF is obtained for SET devices (the gate capacitance of the SET is ~ 1aF and is ignored in the energy calculation). The ED performance comparison in Fig.16 shows that the energy consumption of the SET digital circuit at high Activity
Factor is considerably lower than the energy of the CMOS digital circuits, due to the reduction in load capacitances. However, Fig. 16 shows that at low activity, the energy consumption of the SET digital circuit and the energy of the CMOS digital circuits lie in close proximity, showing the dominance of leakage energy consumption (at low activity factors).
Sense Amplifier-Based Design using SETs
The use of pass-transistor logic stacks with sense amplifiers was proposed in [17] , in order to continue reducing energy when the circuit energy consumption becomes dominated by leakage energy at low supply voltages. Since the energy consumption of complementary digital logic using SETs (at low activity, low V CC ) is dominated by leakage energy, a similar approach using sense-amplifiers is considered. Furthermore, from the case-study in Section 3.2, it is difficult to physically realize nanoscale devices with good gate-control, and based on the discussion in Section 3.1, SET devices with poor gate-control require external amplification in order to produce a V Gate swing necessary to drive the next logic stage; thus, giving another reason to consider a sense amplifier-based circuit design for SETs. In this section, we propose using SETs (i.e. poor gate-control devices) to implement the Binary Decision Diagrams (BDDs) of logic functions, followed by a differential CMOS sense amplifier in order to reduce leakage and perform amplification to drive the next logic level. Similar to the concept in [17] , the BDD logic stack does not consume any leakage energy during switching, since there are no paths to ground in it. The schematics of an 8-input XOR gate (which is a low activity logic) using CMOS gates, and using BDD-logic with sense amplifier (similar to Xor circuit in [18] ) are shown in Fig 17. The sense amplifier used for sensing the differential output of the BDD stack is a current-controlled latch sense amplifier described originally in [19] , and is implemented The reason for this diminished energy reduction is that, the energy consumption is dominated by the leakage energy of the sense amplifier as illustrated in Fig 18 .
In this paper, the challenge of energy-reduction in the context of technology scaling is explored, using Single Electron Transistors as a case study. Analytical equations for the electrostatics and the peak/valley currents of SETs (as well as an approximation for including quantization energy) are derived. A design space for room temperature operation of SETs, based on the physical dimensions and the electrostatic properties of the device is described.
By studying this design space, SETs can be classified as those with good electrostatic gatecontrol (which are suitable for complementary logic gate design), and those with weak electrostatic gate-control (which require a sense amplifier-based design). A comparison of the ED performance of a benchmark 2-input nand ring oscillator circuit, implemented using 22nm/16nm CMOS, and SET devices with good gate-electrostatics, is presented. For the SET implementation of this circuit, there is no reduction in energy at low activity and low V CC , due to leakage energy dominance. Hence, complementary-logic gate circuits may not be suitable for energy reduction as technology scaling continues. In order to reduce leakage, and also to provide the necessary sense-amplification for SETs with weak gate-electrostatics, we propose using SETs to implement the BDDs of logic functions. The outputs of the BDD-logic stacks are used to drive differential sense-amplifiers which produce the gate-voltage swing necessary to drive the next stage of logic. Though, a similar technique has been used to achieve energy reduction at low V CC for 90nm CMOS [17] , we observe that the energy reduction through this technique is diminished in the nanoscale (22nm/16nm CMOS and 2nm SET) due to dominance of the energy consumption of the sense-amplifier. Thus, there is a need for design and exploration of low energy consumption sense amplifiers in order to continue energy reduction with technology scaling. Coupled with energy-efficient sense amplifiers, SET based BDD-Logic circuits are capable of continuing the drive towards lower switching energy. 
